Whenusing a sequential code to design a combinational logic in VHDL,if complete truth table is not defined, the synthesis tool will implement a which is not required.

A

Clock buffer

B

Buffer

C

Flip Flop

D

Latch