Question 53
Consider the logic circuit given below.
The inverter, AND and OR gates have delays of 6, 10 and 11 nanoseconds respectively. Assuming that wire delays are negligible, what is the duration of glitch for Q before it becomes stable?
Create a FREE account and get:
- Download Maths Shortcuts PDF
- Get 300+ previous papers with solutions PDF
- 500+ Online Tests for Free
Book Free CAT Mentorship
Get personalized CAT strategy from a 99%iler
500+ students mentored
OTP Verification
Enter the 6-digit code sent to your phone
Booking Summary
Session:Free CAT Mentorship
Phone:
Date:
Time:
Enter OTP
Didn't receive the OTP?
