When a microprocessorinterfaces with a peripheral or memory device, the normaltiming of the microprocessor may need to be altered by introducin

A

Latching

B

Wait states

C

Tristate logics

D

None of the above