Which of the following operator cannot be synthesized by VHDL synthesis tools

A

$$+$$

B

$$-$$

C

$$*$$

D

$$\&$$