The theoretical dividing line between Reduced Instruction Set computing (RISC) microprocessor and Complex Instructions Set Computing (CISC) microprocessoris

A

Instruction execution rate to be one instruction per clock cycle

B

Numberof address and data lines

C

Numberofpinsin the chip

D

None of the above