🏁 Experience CAT before 27th Nov at just ₹ 49 (with Video solutions). Enroll here
Consider a 33 MHz CPU based system. What is the numberof wait states required ifit is interfaced with a 60ns memory? Assume a maximum of 10ns delay for additional circuitry like buffering and decoding.
Create a FREE account and get:
Ask doubts feature is currently unavailable for you. You can reach us at firstname.lastname@example.org for any further details/doubts.
Boost your Prep!