Consider a 33 MHz CPU based system. What is the numberof wait states required ifit is interfaced with a 60ns memory? Assume a maximum of 10ns delay for additional circuitry like buffering and decoding.

A

0

B

1

C

2

D

3