Consider a 33 MHz CPU based system. What is the numberof wait states required ifit is interfaced with a 60ns memory? Assume a maximum of 10ns delay for additional circuitry like buffering and decoding.
Create a FREE account and get:
CAT Averages, Ratios & Proportions
CAT Logarithms, Surds & Indices