Sign in
Please select an account to continue using cracku.in
↓ →
Consider a 33 MHz CPU based system. What is the numberof wait states required ifit is interfaced with a 60ns memory? Assume a maximum of 10ns delay for additional circuitry like buffering and decoding.
Create a FREE account and get:
Book Free CAT Mentorship
Get personalized CAT strategy from a 99%iler
500+ students mentored
OTP Verification
Enter the 6-digit code sent to your phone
Booking Summary
Enter OTP
Didn't receive the OTP?
Educational materials for CAT preparation