In a digital circuit the set-up time violation can be fixed by

A

Increasing the clock frequency

B

Increasing the delay of data path logic

C

Slowing the clock frequency

D

None of the above