Last 7 Months to CAT 2024 🎉 Get upto 65% Off Today on CAT courses. Enroll now
The circuit is formed as shown below. The output S and C implement
Two bit adder with sum and carry respectively
Two bit subtractor with sum and borrow respectively
$$S=AB+\overline{A} \overline{B};C=\overline{A} B$$
None of the above
Create a FREE account and get:
Arrangement
Miscellaneous LR
Data change over a period
Charts
DI Miscellaneous
Data Interpretation Basics
Puzzles
Truth Lie Concept
Special Charts
Quant Based LR
Table with Missing values
Routes And Networks
Maxima-Minima
Quant Based DI
DI with connected data sets
Games and Tournamnents
2D & 3D LR
Data Interpretation
Scheduling
Selection With Condition
Coins and Weights
Venn Diagrams
Login to your Cracku account.
Follow us on
Incase of any issue contact support@cracku.in
Boost your Prep!