Sign in
Please select an account to continue using cracku.in
↓ →
High State noise margin of standard TTL and 5V CMOSlogic gate are
0.4V, 0.4V
0.4V, 1V
1V, 0.4V
1V, 1V
Create a FREE account and get:
Terms of Service
CAT Formulas PDF CAT Exam Syllabus PDF CAT Study Plan PDF Cracku Brochure