Which oneofthe followingis the lowest level of abstraction for representation of a digital system?

A

$$\frac{VHDL}{Verilog}$$

B

GDS-I

C

Gate level netlist

D

SystemC