Assuming that only the X and Y logic inputs are available and their complements $$\overline{X}$$ and $$\overline{Y}$$ are not available, what is the minimum number of two-input NAND gates requires to implement $$X \oplus Y$$

A

2

B

3

C

4

D

5