The circuit shown in the fig. below is a:

($$A_1 \& A_2$$ are ideal op-amps)

A

Logarithmic Multiplier

B

Logarithmic Amplifier

C

Antilog Amplifier

D

None of the above