What is the maximum clock frequency at which following circuit can be operated | without timing violations? Assume that the Combinational logic delay is 10 ns and the clock duty cycle varies from 40% to 60 %.

A

100 MHz

B

50 MHz

C

40 MHz

D

25 MHz