CAT 2024 Last Batch ๐งโ๐ Starts on Monday (22nd July). Enroll now
Edit MetaData
If Sys clock frequency is > 4 * clk_ext frequency. What is the functionality of above circuit?
Falling Edgedetector with Pulse width of $$Q_{out} =$$ one cycle of Sys clk
Rising Edge detector with Pulse width of $$Q_{out} =$$ one cycle of Sys clk
Falling Edgedetector with Pulse width of $$Q_{out} =$$ one cycle of clk_ext
Rising Edge detector with Pulse width of $$Q_{out} =$$ one cycle of clk_ext
Create a FREE account and get:
Login to your Cracku account.
Follow us on
Incase of any issue contact support@cracku.in
Boost your Prep!
Quick, Easy and Effective Revision
By proceeding you agree to create your account
Free CAT Formulae PDF will be sent to your email address soon !!!